Tessolve
Lead Design Analysis Engineer
... high-quality RTL using Verilog/SystemVerilog based on architecture and design specifications.- Define and review microarchitecture for complex IPs and SoC subsystems.- Lead RTL development and ensure quality through coding guidelines and design reviews.- Integrate IPs into SoC and resolve integration-related issues.- Collaborate ...
Chennai, भारत