4,927 verification executive jobs in India.

... comprehensive benefits, access to cross-functional, succession planning and global career paths, and strong culture of recognition. Position Overview : The Executive – Sales Support is responsible for managing the billing and invoicing activities within the branch. The role also includes following up on timely collections ...

Business Development Executive Start Date Starts Immediately CTC (ANNUAL) ₹ 2,16,000 - 3,50,000 ₹ 2,16,000 - 3,50,000 /year Experience 1 year(s) 1 year(s) Apply By 26 Nov' 26 Posted 1 week ago Job 111 applicants About the job Key responsibilities: 1. Identify and generate new business opportunities through cold calls, emails, ...

Full-Stack HR Executive / HR Generalist Experience: 1–2 Years Department: Human Resources Employment Type: Full-Time Work Mode: On-site Location: Gurugram, Haryana About the Job About US We are focused on connecting organisations with the right talent through effective recruitment and placement solutions. We aim to support ...

Job Title Executive Operations/Senior Operations Executive Function Ground Operations Reports To Hub Manager Location Travel Required 25% þ 50% ☐ 75% ☐ About DHL Blue Dart Express India: Blue Dart Express Limited , a listed company, is a leader in courier, integrated air express package distribution, and eCommerce in South ...

Job Title : Executive Operations Function : Ground Operations Reports to : Senior Executive Operations Location : SCP About DHL Blue Dart Express India: Blue Dart Express Limited , a listed company, is a leader in courier, integrated air express package distribution, and eCommerce in South Asia, offering a wide range of ...

... Verification of complex SoCs / IPs and provide technical leadership to the team while creating test plans and Verification Infrastructure - Adopt state of art Verification methods. Develop expertise in multiple areas of verification – Formal/Gate level/Power aware Verification - Drive Verification closure of complex IPs and ...

Job Description: Software Integration and Verification & Validation: The ability to verify that the system's requirements are correctly & completely implemented. The result of this activity may be required for qualification of the system in the frame of Customer acceptance or certification. - Define interfaces between functions, ...

Responsibilities: - Perform block and chip-level verification in register-transfer level (RTL), gate-level and analog/mixed-signal (AMS). - Run digital/mixed-signal simulations as well as formal verification. - Work closely with the design team to create verification strategy and detailed verification plan. - Develop tests, ...

... Engineering, Computer Engineering, or a related field. - 10 years of experience in formal verification, functional verification, or related semiconductor verification roles. - Strong understanding of digital design fundamentals, RTL design, and verification concepts. - Hands-on experience with formal verification tools ...

... Create schematic and behavioral models for selected blocks to make full-chip simulations feasible, efficient, and sufficiently accurate for the intended verification objective. - Develop verification plans from design data sheets, new feature requests, requirements, interface definitions, and identified risk areas. - Run ...

... creation, and drive verification of speculative execution, memory ordering, and coherence features from architecture through tape‑out. Key Responsibilities Verification Ownership - Own verification of OOO core subsystems , e.g.: - Front‑end: fetch, branch prediction, instruction decode, rename. - Back‑end: scheduler/issue ...

... effective usage of Formal Verification tools - Develop/modify scripts to automate the verification process - Review formal setups and proofs with design and verification teams - Maintain and extend assertion libraries Requirements: - 7+ years of experience in Formal Verification of Digital Hardware Design - BS/MS/PhD in EE/CE/CS ...

... experience in SoC verification. - Strong hands-on experience with UVM-based verification methodologies. - Proven experience in defining and executing test and verification plans. - Experience with coverage-driven verification and coverage analysis. - Proficiency in SystemVerilog and assertion-based verification. - Familiarity ...

... description Immediate Opening Location: Bangalore India Model: Onsite Scope: Fulltime - Employed Salary: 17-21 LPA Description: We are looking for an experienced Verification & Validation Engineer with 7 years of experience in software testing quality engineering and validation within regulated or quality-controlled environments. ...

... high performance and value added services that enable Samsung Electronics deliver world-class products. Role and Responsibilities Will be involved in SOC verification and responsible for verifying one or more IP(s)/Block(s) from test plan development to GLS sign-off with code/functional coverage closure. He/she will work ...

Position Summary - Design, development & verification of H/W IP for camera, multimedia and display pipelines in smartphones Role and Responsibilities As the lead of IP Verification / Pre-Silicon Validation , you will head a team responsible for the verification of our next generation purpose specific custom HW IP . This ...

... design verification experience, or equivalent directly applicable experience. - Demonstrated ownership of a complex block, subsystem, or major feature from verification planning through closure. - Strong proficiency in SystemVerilog, UVM, constrained random verification, functional coverage, and SystemVerilog Assertions. ...

... The candidate needs to have skills that are up to date with the latest IC verification tools and flow. - The candidate will work closely with design, and verification engineering. - In addition, strong collaboration and communication skills are a must. Responsibilities: - Develop verification testbench components for chip/module ...

... software-driven verification. Job Requirements - Bachelor's and/or Master's degree in Engineering (or equivalent) in EC/EE/CS. - 8+ years of experience in design verification with strong expertise in constrained-random verification, functional and code coverage, assertion-based verification, gate-level simulation (GLS), and reference-model-based ...

... UVM-based verification environments. - Familiarity with advanced timing validation and silicon correlation methodologies. - Exposure to semiconductor design verification and post-silicon validation flows. Required Skills: SPICE UVM-based verification Verilog MOS switch-level models Building block [{"name": "contract", "text": ...