Synopsys Inc
ASIC Digital Design, Principal Engineer
- Remote
... defining data paths, control logic, and interface behavior - Own the full design flow from RTL coding in SystemVerilog through synthesis, CDC analysis, formal verification, and static timing closure using tools like Fusion Compiler - Collaborate directly with the verification team to define testplans, close coverage gaps, and ...
Noida, भारत