AMD Maquinaria
Technology Design Engineer
... synthesis, timing closure, power intent, post-silicon validation Expert on Verilog RTL design and has experience of large digital ASIC project. Familiar with front-end EDA tools and flows. Familiar with Unix/Linux and scripts (tcl, perl, ruby and etc.) Excellent interpersonal, communication, and writing skills. Work is ...
Bengaluru, भारत