... plus. Experience in full ASIC design cycle: Understanding spec requirement, RTL, design verification, floor-planning, synthesis, timing closure, power intent, post-silicon validation Expert on Verilog RTL design and has experience of large digital ASIC project. Familiar with front-end EDA tools and flows. Familiar with Unix/Linux ...
Bengaluru, भारत