Weekday AI
RTL Design Engineer
- Full-time
... timing (PPAT) . - Collaborate with verification engineers to develop verification strategies, resolve functional issues, and support simulation and debug activities. - Work with physical design teams to address synthesis, timing, power, and implementation-related issues. - Perform RTL quality checks, lint analysis, CDC-related ...
Hyderabad, भारत