PQAngels Technologies Pvt. Ltd
Design Verification Engineer
- Full-time
... high-quality, robust, and functionally correct silicon-ready designs. Key Responsibilities - Develop and maintain reusable SystemVerilog/UVM-based verification environments . - Develop verification plans, test scenarios, test cases, and test sequences based on design specifications. - Build and maintain UVM components including ...
Bangalore, भारत