... Sub-chips, driving strategies that balance aggressive performance targets with robust power integrity. Key Responsibilities - Architectural Floorplanning: Lead chip-level floorplanning, including macro placement, pin assignment, and partition definition for multi-million gate designs. - Strategic PDN Design: Architect and implement ...
Bangalore, भारत