... communication skills and experience collaborating with other engineers located in different sites/timezones. B.E/M.S in EE/CE with 6+ years of relevant experience ASIC design flow and direct experience with ASIC design in sub-20nm technology nodes Digital design and experience with RTL design in Verilog/SystemVerilog Circuit timing/STA, ...
Rāniganj, भारत