Job Title: RTL Design Engineers Exp Level: 2-3 yrs Loctaion: Hyderabad Job Description: - Seeking a motivated RTL Design Engineer to develop, integrate, and verify digital logic using Verilog/SystemVerilog . - Responsibilities include ASIC/SoC IP integration , linting, synthesis, and working closely with verification teams. ...
Rāniganj, भारत