- Full-time
... teams on best practices and how to achieve them with the Verification Platform Requirements: - Design Verification experience with System Verilog and UVM - Experience designing and verifying VIPs, AIPs, and other testbench components - Understanding of modern software engineering practices - Typically 7+ years with BS/MS/PhD ...
Bangalore, भारत