... :- Develop, maintain, and enhance SystemVerilog/UVM-based verification environments for ASIC, subsystem, and IP-level verification.- Design and implement verification testbenches from scratch.- Integrate DUTs into verification environments and execute comprehensive verification plans.- Perform functional verification using ...
Ahmedabad, भारत