Appsierra Group
Circuit Design & Verification Engineer
... ensuring compliance with timing requirements and design constraints. - Support timing characterization activities, including timing libraries, timing arcs, and associated file formats. - Execute and analyze netlist simulations using Verilog MOS switch-level models, including zero-delay, unit-delay, and path-delay simulation ...
Chennai, भारत