Back to list

Vacancy description

System IP RTL Design Lead in Bangalore, भारत

Tenstorrent

  • HybridMix of office and remote

Bangalore, भारत

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

We are seeking an experienced and motivated System IP RTL Design Lead to drive the definition and implementation of complex datacenter class IP for our next-generation semiconductor products. The ideal candidate possesses a deep understanding of System IP and SoC architecture, IP integration challenges, and is adept at leading a design team to deliver high-quality, scalable IP solutions. This role requires strong hands-on technical leadership, excellent communication skills, and a proven track record in the successful delivery of silicon IP.

This role is   hybrid, based out of Bangalore, India.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

 

Who You Are

  • A seasoned IP / SoC design leader with 20+ yrs of strong expertise in complex SoC architectures, high-speed protocols, and large-scale IP integration.
  • Skilled in RTL design and debug (Verilog/SystemVerilog) with hands-on experience using industry-standard tools for simulation, synthesis, lint, CDC, and power analysis on high-frequency designs.
  • Experienced in driving microarchitecture decisions, authoring design specifications, and performing complex PPA trade-off optimizations.
  • A proactive problem solver capable of debugging complex logic across hierarchical levels within pre-silicon simulation, emulation, and post-silicon bring-up environments.
  • A collaborative technical leader who can work seamlessly across architecture, design, verification, physical design, software, firmware and external IP vendors.
  • Strong communication skills and the ability to mentor and guide engineering teams.

 

What We Need

  • Lead the technical definition, selection, and integration of internally and third party developed IPs including MMUs, Interrupt controllers, Interconnects, Memory controllers, and peripherals within advanced SoCs.
  • Define system-level requirements, IP specifications, interfaces, and integration methodologies to achieve performance, power, and area (PPA) goals.
  • Drive IP design through sign-off activities while ensuring compliance with functional, security, and quality requirements.
  • Bring deep expertise in protocols and interfaces such as AXI/AHB/APB, PCIe, DDR, and USB, along with scripting and verification methodologies including Python, Tcl, UVM, and formal verification.

 

What You Will Learn

  • Work on cutting-edge CPU and AI compute architectures integrating advanced compute, memory, and interconnect technologies.
  • Gain exposure to large-scale system integration challenges spanning RTL, verification, physical design, and silicon bring-up.
  • Influence key architectural and microarchitectural decisions that directly impact next-generation product performance and scalability.
  • Collaborate with highly experienced global engineering teams across multiple domains and disciplines.
  • Contribute to the evolution of scalable IP integration methodologies, verification flows, and best practices for future SoC programs.

 

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology.  Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2).   These requirements apply to persons located in the U.S. and all countries outside the U.S.  As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency.  If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

Similar vacancies

More like this role

Samsung Climate Solutions

IP RTL Design Engineer

  • Full-time
... With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile ...

Bangalore, भारत

ALLEGIS GLOBAL SOLUTIONS (INDIA) PRIVATE LIMITED

Design Engineer - RTL/System Verilog

... documentation.- Work on Autonomous I3C Target and Advanced I3C Target with APB https://jobeax.com/link/I3SrXeLWgMJsRsf6 Skills :- Strong knowledge of I3C protocol and RTL design.- Hands-on experience with Verilog and SystemVerilog.- Understanding of APB interface and IP integration.- Experience in wrapper-level debugging and block ...

Bangalore, भारत

ALTEN CALSOFT LABS (INDIA) PRIVATE LIMITED

ACL Digital - RTL Design Engineer - System Verilog

... https://jobeax.com/link/x0Msjz5LryANG8UJ Responsibilities : - Design, develop, and maintain synthesizable RTL using Verilog and SystemVerilog for automotive semiconductor IPs.- Implement digital design logic in accordance with functional safety requirements and project specifications.- Apply ISO 26262 principles and ASIL requirements ...

Bangalore, भारत

Role : Principal / Lead RTL Design EngineerAbout the Role : We are looking for a highly experienced Principal / Lead RTL Design Engineer to provide technical leadership for complex ARM-based ASIC/SoC development programs. The role involves driving RTL architecture and implementation, owning critical subsystems, defining ...

Chennai, भारत

  • Remote
... related discipline. * 10+ years of relevant industry experience in ASIC digital design, with a focus on protocols like DDR, PCIe, USB, or HBM. * Past experience of leading IP deign projects, team. * In-depth experience with RTL coding in Verilog/System Verilog and simulation tools for ASIC design. * Strong command of design flows, ...

Bangalore, भारत

... Masters/Phd in Electrical Engineering, Computer Engineering, Computer Science, or a related field with 3+ years of experience.- Expertise in microarchitecture, RTL design, coding, and simulation using SystemVerilog.- Strong knowledge of system-level design principles, including power, performance, and area optimization.- ...

Bangalore, भारत

... timing violations.- Implement timing fixes and optimize designs for performance, area, and power.- Perform and resolve DRC and LVS violations.- Analyze physical design issues and work towards effective closure.- Work with cross-functional teams including RTL design, STA, verification, and physical verification teams.- Use industry-standard ...

Bangalore, भारत

... timing violations.- Implement timing fixes and optimize designs for performance, area, and power.- Perform and resolve DRC and LVS violations.- Analyze physical design issues and work towards effective closure.- Work with cross-functional teams including RTL design, STA, verification, and physical verification teams.- Use industry-standard ...

Chennai, भारत

Principal / Lead Design Verification EngineerAbout the Role : We are looking for a highly experienced Principal / Lead Design Verification Engineer to provide technical leadership for complex semiconductor, IP, subsystem, and SoC verification https://jobeax.com/link/UDDBmMi9Ox2qFdi5 role involves defining verification architecture ...

Bangalore, भारत

Rs 20 - 25 lakhs p.a.

... Wallace trees, Booth-encoded multipliers) ● Work with the verification team to achieve per-opcode coverage across all supported data types. Requirements ● 5+ years RTL design in SystemVerilog ● Strong arithmetic unit design (multipliers, dividers, adders — not just instantiating IP) ● IEEE 754 floating-point implementation experience ...

Bangalore, भारत

  • Full-time
... ARM CPU-based systems.- Work on PCI Express and/or Ethernet protocol verification as required.- Analyze complex failures and lead root-cause debugging across RTL, testbench, and system-level environments.- Collaborate closely with RTL designers, architects, firmware, validation, and system teams.- Identify verification ...

Ernakulam, भारत