Senior SoC Design Engineer - RTL/GDS in Bengaluru, India - Jobeax
Vacancy description
Senior SoC Design Engineer - RTL/GDS in Bengaluru, India
Exiger Technologies Pvt Ltd
India, Bengaluru
Senior SoC Design Engineer - RTL/GDS in Bengaluru, India is listed on Jobeax. Browse 30,000+ vacancies available.
Job Description :We are hiring an experienced Senior SoC Design Engineer / SoC Expert (RTL-to-GDSII) for a leading semiconductor client based in https://jobeax.com/link/p4T5LBn3aivTDwoj are seeking a highly experienced SoC Expert with 10+ years of experience in ASIC/SoC development and proven expertise across the complete RTL-to-GDSII design flow. The candidate will be responsible for leading the architecture, design, implementation, integration, verification, and physical realization of complex SoCs from specification through tape-out and silicon https://jobeax.com/link/X7cmyvPnZ4svnSvw ideal candidate should possess deep technical knowledge of digital design, SoC integration, synthesis, STA, low-power methodologies, DFT, physical design, and signoff flows while collaborating across cross-functional https://jobeax.com/link/ZlR3JZToBtLJKlA9 Responsibilities : SoC Architecture & Design :- Define and review SoC architecture, micro-architecture, and design specifications.- Drive RTL development using Verilog/SystemVerilog for NVM memory.- Perform IP integration and top-level SoC assembly.- Develop scalable and reusable design https://jobeax.com/link/FHvgmQzMwBn8zOiq Development & Verification :- Lead RTL coding, lint, CDC, RDC, and quality checks.- Collaborate with verification teams on test plans, coverage closure, and regression signoff.- Debug functional issues and drive root-cause analysis.- Ensure compliance with coding guidelines and design best https://jobeax.com/link/luIRBHd6AhNffv5M & Design Implementation :- Own RTL-to-Gate synthesis flow and timing closure activities.- Develop and maintain synthesis constraints (SDC).- Drive area, power, and performance optimizations.- Support ECO implementation and netlist signoff https://jobeax.com/link/LraRjCqCMrspTFIz Design & Signoff :- Work closely with Physical Design teams through floorplanning, placement, CTS, routing, and optimization.- Perform timing analysis and closure across multiple PVT corners.- Support power integrity, IR drop, EM analysis, and low-power signoff.- Analyze and resolve DRC, LVS, and physical verification issues.- Drive GDSII release readiness and tape-out https://jobeax.com/link/I0qZVEWljaVxivZ2 & Testability :- Define and review DFT architecture including Scan, MBIST, LBIST, and JTAG.- Support ATPG pattern generation and coverage closure.- Collaborate with product engineering and validation teams during silicon bring-up.Post-Silicon Support :- Support first silicon debug and characterization.- Analyze silicon failures and implement corrective actions.- Work with system, validation, and customer teams to resolve https://jobeax.com/link/7hlQp1sdcoyB76NL Leadership :- Mentor junior engineers and provide technical guidance.- Drive design reviews and signoff meetings.- Contribute to methodology improvements and automation initiatives.- Interface with customers, external partners, and executive stakeholders when https://jobeax.com/link/0XodNN5dLVwUz2NN Qualifications :- Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or related field.- 10+ years of experience in ASIC/SoC design and development.- Proven experience in complete RTL-to-GDSII implementation https://jobeax.com/link/dm5XJdshy5o6nSFW Skills :- RTL-to-GDSII Flow- Verilog/SystemVerilog- SoC Integration- Synthesis- Static Timing Analysis (STA)- Clock Domain Crossing (CDC)- Low-Power Design Methodologies (UPF/CPF)- Physical Design Concepts- DFT (Scan, MBIST, LBIST, JTAG, ATPG)- Silicon Debug & Bring-up (ref:hirist.tech)
Job Description :We are hiring an experienced Senior SoC Design Engineer / SoC Expert (RTL-to-GDSII) for a leading semiconductor client based in https://jobeax.com/link/p4T5LBn3aivTDwoj are seeking a highly experienced SoC Expert with 10+ years of experience in ASIC/SoC development and proven expertise across the complete ...
... Type: Full-time We are looking for an experienced Senior RTL Integration Engineer to lead the integration of complex RTL designs and third-party IPs for advanced SoC and semiconductor products . This role requires strong hands-on expertise in RTL Integration and Verilog , along with a solid understanding of digital design, ...
... experience collaborating with other engineers located in different sites/timezones. Job Title: RTL Design Engineer Employment Type: Full-Time Looking for strong RTL designer having 7-10 years of experience for Subsystem IP design and SOC Integration in a Product company. This role require strong Subsystem design and SOC quality ...
... high-quality, first-pass silicon. This role requires strong expertise in RTL design, SoC integration, and high-speed interfaces, along with the ability to mentor engineers and lead technical execution. Key Responsibilities - Lead the architecture, microarchitecture, RTL design, and implementation of complex digital IPs and SoC ...
... levels of https://jobeax.com/link/NfKu17xn3PQ6gnFL Responsibilities : - Develop and implement Design-for-Test (DFT) architecture and methodologies for complex SoCs.- Work on Scan insertion, ATPG, MBIST, LBIST, JTAG/Boundary Scan, and test compression.- Perform DFT RTL integration, synthesis, and implementation.- Develop ...
... B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, or a related field from a top engineering institute.- 5+ years of hands-on experience in ASIC/SoC verification.- Strong proficiency in SystemVerilog, UVM, and constrained-random verification methodologies.- Solid understanding of digital design, RTL coding ...
... time-to-market for customers by helping them catch power issues at RTL before they become netlist-level crises Bachelor's or Master's degree in Electronics Engineering, Computer Science, or Microelectronics with 5+ years of industry experience in Low Power design or applications engineering Deep hands-on experience with ...
... recovery-oriented design. Drive compliance with quality assurance standards to enable smooth IP handoff within the SoC development process. Bachelor's degree in electrical engineering, Computer Engineering, or related field. A minimum of 8 years of experience in logic design and RTL development. Proficiency in hardware description languages ...
... AI-driven verification challenges. Qualifications - Bachelor’s degree in Electrical or Computer Engineering (Master’s preferred). - 20+ years of experience in design verification, with a proven track record of leading teams and delivering complex SoC/silicon products. - Deep expertise in SoC-level verification, including ...
... experience with AMBA protocols and power management features https://jobeax.com/link/Q3whGEyCCDNWk1A3 Responsibilities :- Develop and execute verification plans for SoC/IP level designs- Build and maintain scalable testbenches using SystemVerilog/UVM methodology- Perform functional verification of complex SoCs and subsystems- ...
... seeking a Senior FPGA Verification Engineer with 4–8 years of experience to design, develop, and execute comprehensive verification strategies for complex FPGA designs. Drive debug and root-cause analysis of functional issues and work closely with FPGA RTL designers Review FPGA RTL, verification code, and test plans to ensure ...
... the tooling process. Solve issues related to stamping process. Coordinate between customer, internal other department and supplier. Desired Skill Set Good in engineering mechanics, strength of materials theory of machines. A good grasp of engineering and design principles. Good knowledge on any of the 3D modeling software ...
Category Engineering Hire Type Employee Job ID 18447 Remote Eligible No Date Posted 09/15/2026 We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and ...
... Preferred Automotive, Design and Development of transmission Systems with Adequate Knowledge on Materials and Manufacturing Process Qualifications Graduate/PG Engineer (Mechanical or related streams). Diploma Engineers also can be considered based on interveiw. General Requirements Ability to plan activity and do the work ...
... automation scope and prepare cost estimation with help from 3rd party quote and in-house data. Qualification & Experience Education: BE/B.TECH In electrical Engineering&7-10 Year, Technical experience. Role: Senior Design Engineer/Assistant Manager Industry Type: Construction/Mining Electrical Design. Employment Type: Full ...
Design Engineer Experience: 3-6 years This role involves advanced mechanical design, focusing on powertrain components and assemblies. The ideal candidate will contribute to product development from initial concept through to production support, ensuring designs are optimized for performance, cost, and manufacturability. ...
... solve the world's most important challenges. SMTS SILICON DESIGN ENGINEER As part of Circuits and Technology group, the ideal candidate will get to work on design of complex high speed Analog Mixed Signal IPs (with significant Digital and Analog content) that are delivered to various AMD SoCs. Design and develop RTL code ...