PQAngels Technologies is looking for experienced RTL Design Engineers to join our semiconductor/VLSI engineering team.
We are looking for candidates with strong hands-on experience in RTL development, Verilog/SystemVerilog, SoC/Subsystem design, NoC, and ASIC design flows .
What You Will Work On
Design and develop synthesizable RTL using Verilog/SystemVerilog.
Convert microarchitecture specifications into RTL implementations.
Own block-level RTL design, development, and debugging.
Work on SoC/Subsystem and NoC-based designs .
Perform RTL quality checks, including Lint and CDC .
Support synthesis and resolve synthesis-related issues.
Collaborate with DV, Physical Design, and SoC Integration teams .
Analyze and optimize designs for Performance, Power, and Area (PPA) .
Participate in design reviews and technical discussions.
Support customer-facing technical discussions when required.
Requirements
Key Skills
Must Have:
Verilog
SystemVerilog
RTL Design
Microarchitecture
ASIC/VLSI Design Flow
Synthesis
Lint & CDC
RTL Debugging
Good to Have:
NoC / Subsystem
CPU / GPU architecture
DDR
PCIe
USB
Ethernet
TCL / Python / Perl scripting
Tools
Synopsys Design Compiler
SpyGlass
VC SpyGlass
Benefits
Why PQAngels?
Work on advanced Semiconductor / ASIC / VLSI projects
Exposure to IP, Subsystem and SoC verification
Opportunity to work with experienced semiconductor engineers
Exposure to global projects and customers
Strong technical learning and career-growth opportunities
... we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural ...
... Wallace trees, Booth-encoded multipliers) ● Work with the verification team to achieve per-opcode coverage across all supported data types. Requirements ● 5+ years RTL design in SystemVerilog ● Strong arithmetic unit design (multipliers, dividers, adders — not just instantiating IP) ● IEEE 754 floating-point implementation experience ...
Role : RTL Design EngineerACL Digital is seeking an experienced RTL Design Engineer with expertise in automotive semiconductor development and functional https://jobeax.com/link/nAGIfpenHn1RbCdM role involves designing and developing RTL for automotive IPs, ensuring design quality, and supporting compliance with automotive ...
Role : Principal / Lead RTL Design EngineerAbout the Role : We are looking for a highly experienced Principal / Lead RTL Design Engineer to provide technical leadership for complex ARM-based ASIC/SoC development programs. The role involves driving RTL architecture and implementation, owning critical subsystems, defining ...
About the Role :We are looking for a skilled RTL Design Engineer with strong expertise in RTL coding, Clock Domain Crossing (CDC), linting, and regression checks. The candidate will collaborate closely with Design Verification (DV), Emulation, and Physical Design teams to support design handoffs, optimize design quality, ...
Physical Design EngineerNeurealm is looking for a skilled Physical Design Engineer with hands-on experience across the physical implementation flow for ASIC/SoC designs. The ideal candidate should have practical experience in floor planning, placement, CTS, routing, timing closure, and physical verification, along with ...
Physical Design EngineerNeurealm is looking for a skilled Physical Design Engineer with hands-on experience across the physical implementation flow for ASIC/SoC designs. The ideal candidate should have practical experience in floor planning, placement, CTS, routing, timing closure, and physical verification, along with ...
... https://jobeax.com/link/mVpZoXkewt54gj3X ideal candidate should have experience building and debugging actual FPGA-based hardware systems, rather than only working on RTL/design https://jobeax.com/link/LNGClp4kK2GqEgsc Profile:- 8+ years of relevant FPGA engineering experience- FPGA Engineer / Senior FPGA Engineer background- Strong ...
... RTL and Embedded Processor Application. Test and debug the silicon on board with the help of lab equipment and protocol testers. Typical day for Validation Engineer would include following activities:- Validation design creation using our FPGA design flow- RTL and Embedded C based test design development- Validation of ...