PQAngels Technologies is a semiconductor design and verification company specializing in high-performance IP and SoC development across GPU, ARM, Ethernet, and security/encryption domains. We partner with leading silicon companies to deliver robust, silicon-proven RTL and verification solutions.
About the Role
We are looking for an experienced RTL Design Engineer to join our design team and contribute to the architecture, micro-architecture, and RTL implementation of high-performance IPs and SoC subsystems. You will work closely with architects and verification engineers across GPU, ARM CPU/IP, Ethernet, and encryption/security work streams to deliver silicon-ready designs.
Key Responsibilities
Design, code, and optimize RTL (Verilog/SystemVerilog) for digital IPs and SoC subsystems.
Translate micro-architecture specifications into synthesizable, low-power, high-performance RTL.
Collaborate with verification teams to define test plans, debug RTL issues, and close functional coverage.
Perform RTL-level simulation, lint checks (e.g., Spyglass), and CDC/RDC analysis.
Work on cache/coherency, NoC, and interconnect protocol implementation (AMBA, CHI, AXI, AHB, APB).
Support synthesis, timing closure, and physical design handoff in collaboration with backend teams.
Debug silicon bring-up issues and support post-silicon validation as needed.
Participate in design and code reviews, ensuring adherence to coding guidelines and best practices.
Document micro-architecture, design specifications, and verification collateral.
Requirements
Required Skills & Qualifications
Bachelor's/Master's degree in Electrical/Electronics Engineering, Computer Engineering, or related field.
5+ years of hands-on experience in RTL design using Verilog/SystemVerilog.
Strong understanding of digital design fundamentals — timing, clock domain crossing (CDC), low-power design techniques.
Experience with industry-standard EDA tools for simulation, synthesis, and lint/CDC analysis (e.g., VCS, Design Compiler, Spyglass).
Solid working knowledge of AMBA protocols (AXI, AHB, APB) and on-chip interconnect/NoC architectures.
Familiarity with ARM CPU/IP subsystems, CHI coherency protocol, or Ethernet/SerDes controller design (domain-specific expertise a plus).
Strong debugging skills and ability to work with cross-functional design, verification, and physical design teams.
Excellent written and verbal communication skills.
Preferred Qualifications
Experience in one or more of the following domains: GPU sub-system design, ARM CPU/IP integration, Ethernet controller/protocol design, or encryption/security IP (AES-XTS, MACsec).
Exposure to low-power design methodologies (UPF/CPF).
Prior experience taking designs from RTL through synthesis and timing closure.
Experience with scripting languages (Python, Perl, TCL) for design automation.
Benefits
What We Offer
Opportunity to work on cutting-edge silicon IPs across GPU, ARM, Ethernet, and security domains.
Collaborative, engineering-driven culture with direct exposure to end-to-end chip design flow.
Competitive compensation aligned with experience and expertise.
... looking for experienced RTL Design Engineers to join our semiconductor/VLSI engineering team. We are looking for candidates with strong hands-on experience in RTL development, Verilog/SystemVerilog, SoC/Subsystem design, NoC, and ASIC design flows . What You Will Work On - Design and develop synthesizable RTL using Verilog/SystemVerilog. ...
Physical Design EngineerNeurealm is looking for a skilled Physical Design Engineer with hands-on experience across the physical implementation flow for ASIC/SoC designs. The ideal candidate should have practical experience in floor planning, placement, CTS, routing, timing closure, and physical verification, along with ...
... RTL and Embedded Processor Application. Test and debug the silicon on board with the help of lab equipment and protocol testers. Typical day for Validation Engineer would include following activities:- Validation design creation using our FPGA design flow- RTL and Embedded C based test design development- Validation of ...
... Perform SoC and ASIC design verification across IP, subsystem, and SoC levels.- Develop and maintain verification environments using SystemVerilog and UVM.- Design, develop, and execute comprehensive verification testbenches and test scenarios.- Perform functional verification of RTL designs and identify design/verification ...
Job Title : Senior Physical Design EngineerLocation : Ahmedabad, GujaratCompany : VeriFast TechnologiesAbout the Role : VeriFast Technologies is looking for an experienced Physical Design Engineer with 7+ years of hands-on experience in ASIC/SoC physical implementation and RTL-to-GDS (RT2GDS) https://jobeax.com/link/IaPZxBOe81ntp76v ...
... remote within India and is suited to engineers who enjoy solving complex technical problems, automating workflows, and pushing the boundaries of AI-driven chip design. Accountabilities: - Develop realistic engineering evaluation tasks spanning RTL design, functional verification, logic synthesis, physical design, and sign-off. ...
Design Verification Engineer : Experience : 5 - 8 YearsLocation : Bangalore / Kochi / Chennai / PuneJob Type : Full-timeAbout the Role : We are looking for a skilled Design Verification Engineer with hands-on experience in live semiconductor/SoC verification projects. The ideal candidate should have strong expertise in ...
Design Verification Engineer : Experience : 5 - 8 YearsLocation : Bangalore / Kochi / Chennai / PuneJob Type : Full-timeAbout the Role : We are looking for a skilled Design Verification Engineer with hands-on experience in live semiconductor/SoC verification projects. The ideal candidate should have strong expertise in ...
... Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Job Overview We are seeking a highly motivated Synthesis Engineer/Lead to join our NPU (Neural Processing Unit) design team. In this role, you will drive RTL-to-GDS synthesis and timing closure for high-performance AI/ML accelerators ...
... build your future by being part of what’s next in electronics and the world. Job Description We are seeking an experienced and highly technical Backend Physical Design Engineer to drive the physical implementation of our next-generation, high-performance SoCs. You will own the complete RTL-to-GDSII flow, focusing heavily on ...
... objectives. - Verify functionality of designs involving high-speed protocols, particularly PCI/PCIe and USB . - Debug simulation failures and collaborate with RTL design engineers to identify and resolve functional issues. - Analyze functional and code coverage and drive verification toward closure. - Participate in design and ...