PQAngels Technologies is a semiconductor design and verification company specializing in high-performance IP and SoC development across GPU, ARM, Ethernet, and security/encryption domains. We partner with leading silicon companies to deliver robust, silicon-proven RTL and verification solutions.
About the Role
We are looking for an experienced RTL Design Engineer to join our design team and contribute to the architecture, micro-architecture, and RTL implementation of high-performance IPs and SoC subsystems. You will work closely with architects and verification engineers across GPU, ARM CPU/IP, Ethernet, and encryption/security work streams to deliver silicon-ready designs.
Key Responsibilities
Design, code, and optimize RTL (Verilog/SystemVerilog) for digital IPs and SoC subsystems.
Translate micro-architecture specifications into synthesizable, low-power, high-performance RTL.
Collaborate with verification teams to define test plans, debug RTL issues, and close functional coverage.
Perform RTL-level simulation, lint checks (e.g., Spyglass), and CDC/RDC analysis.
Work on cache/coherency, NoC, and interconnect protocol implementation (AMBA, CHI, AXI, AHB, APB).
Support synthesis, timing closure, and physical design handoff in collaboration with backend teams.
Debug silicon bring-up issues and support post-silicon validation as needed.
Participate in design and code reviews, ensuring adherence to coding guidelines and best practices.
Document micro-architecture, design specifications, and verification collateral.
Requirements
Required Skills & Qualifications
Bachelor's/Master's degree in Electrical/Electronics Engineering, Computer Engineering, or related field.
5+ years of hands-on experience in RTL design using Verilog/SystemVerilog.
Strong understanding of digital design fundamentals — timing, clock domain crossing (CDC), low-power design techniques.
Experience with industry-standard EDA tools for simulation, synthesis, and lint/CDC analysis (e.g., VCS, Design Compiler, Spyglass).
Solid working knowledge of AMBA protocols (AXI, AHB, APB) and on-chip interconnect/NoC architectures.
Familiarity with ARM CPU/IP subsystems, CHI coherency protocol, or Ethernet/SerDes controller design (domain-specific expertise a plus).
Strong debugging skills and ability to work with cross-functional design, verification, and physical design teams.
Excellent written and verbal communication skills.
Preferred Qualifications
Experience in one or more of the following domains: GPU sub-system design, ARM CPU/IP integration, Ethernet controller/protocol design, or encryption/security IP (AES-XTS, MACsec).
Exposure to low-power design methodologies (UPF/CPF).
Prior experience taking designs from RTL through synthesis and timing closure.
Experience with scripting languages (Python, Perl, TCL) for design automation.
Benefits
What We Offer
Opportunity to work on cutting-edge silicon IPs across GPU, ARM, Ethernet, and security domains.
Collaborative, engineering-driven culture with direct exposure to end-to-end chip design flow.
Competitive compensation aligned with experience and expertise.
... we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural ...
... Wallace trees, Booth-encoded multipliers) ● Work with the verification team to achieve per-opcode coverage across all supported data types. Requirements ● 5+ years RTL design in SystemVerilog ● Strong arithmetic unit design (multipliers, dividers, adders — not just instantiating IP) ● IEEE 754 floating-point implementation experience ...
Role : RTL Design EngineerACL Digital is seeking an experienced RTL Design Engineer with expertise in automotive semiconductor development and functional https://jobeax.com/link/nAGIfpenHn1RbCdM role involves designing and developing RTL for automotive IPs, ensuring design quality, and supporting compliance with automotive ...
About the Role :We are looking for a skilled RTL Design Engineer with strong expertise in RTL coding, Clock Domain Crossing (CDC), linting, and regression checks. The candidate will collaborate closely with Design Verification (DV), Emulation, and Physical Design teams to support design handoffs, optimize design quality, ...
... https://jobeax.com/link/mVpZoXkewt54gj3X ideal candidate should have experience building and debugging actual FPGA-based hardware systems, rather than only working on RTL/design https://jobeax.com/link/LNGClp4kK2GqEgsc Profile:- 8+ years of relevant FPGA engineering experience- FPGA Engineer / Senior FPGA Engineer background- Strong ...
... RTL and Embedded Processor Application. Test and debug the silicon on board with the help of lab equipment and protocol testers. Typical day for Validation Engineer would include following activities:- Validation design creation using our FPGA design flow- RTL and Embedded C based test design development- Validation of ...
... RTL and Embedded Processor Application. Test and debug the silicon on board with the help of lab equipment and protocol testers. Typical day for Validation Engineer would include following activities:- Validation design creation using our FPGA design flow- RTL and Embedded C based test design development- Validation of ...
... SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including art]]> [{"name": "full_time", "text": "Full time", "categoryName": "Type of employment"}]
... industry-leading throughput and ultra-low latency for GPU networking https://jobeax.com/link/9ZLBGVxnV4HqXtuY we need to see : - B.Sc. in Electrical or Computer Engineering- 8+ years of experience in chip design, integration, RTL design and/or verification- Strong knowledge of Verilog /System Verilog and RTL design principles.- ...