Back to list

Vacancy description

NPU/AI Processor Synthesis (Design Implementation) - Staff Engineer in Bangalore, भारत

Qualcomm

Bangalore, भारत

NPU/AI Processor Synthesis (Design Implementation) - Staff Engineer

Start Date

Starts  Immediately

CTC (ANNUAL)

Competitive salary Competitive salary

Experience

4 year(s)

4 year(s)

Apply By

Not Provided

Posted 1 week ago

Job

Be an early applicant

About the job


Company:

Qualcomm India Private Limited

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

General Summary:

Job Overview


We are seeking a highly motivated Synthesis Engineer/Lead to join our NPU (Neural Processing Unit) design team. In this role, you will drive RTL-to-GDS synthesis and timing closure for high-performance AI/ML accelerators used in next-generation SoCs. You will work closely with Architecture, RTL Design, STA, DFT, and Physical Design teams to deliver high-quality, power-efficient silicon on advanced technology nodes.

Minimum Qualifications:

Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

Key Responsibilities

  • Own RTL-to-gate synthesis and timing closure for NPU IPs and subsystems.
  • Develop and maintain synthesis flows, constraints, and automation for complex hierarchical designs.
  • Drive pre-layout and post-layout timing closure across multiple modes and process corners.
  • Optimize designs for PPA (Performance, Power, Area) targets using physical-aware synthesis methodologies.
  • Create, validate, and maintain timing constraints (SDC), clock definitions, false paths, and multi-cycle paths.
  • Collaborate with RTL, DFT, STA, and Physical Design teams to resolve QoR, timing, power, and convergence issues.
  • Perform quality checks including LEC, CDC, lint, and low-power verification.
  • Analyze and improve synthesis QoR through scripting and flow enhancements.
  • Support tapeout activities and drive continuous improvements in synthesis methodologies.

Required Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Electronics, Computer Engineering, or related field.
  • Strong understanding of ASIC design flow from RTL to GDS.
  • Hands-on experience with RTL synthesis, timing closure, and constraint development.
  • Expertise in Synopsys Design Compiler/Fusion Compiler or Cadence Genus.
  • Strong timing analysis knowledge using PrimeTime.
  • Experience with low-power design methodologies and UPF-based flows.
  • Good understanding of clocking architecture, timing constraints, and timing signoff.
  • Proficiency in TCL and scripting languages such as Python or Perl.
  • Excellent debugging, problem-solving, and cross-functional collaboration skills.

Preferred Qualifications

  • Experience working on AI/ML accelerators, NPU, DSP, GPU, CPU, or other high-performance compute architectures.
  • Knowledge of advanced technology nodes (5nm, 4nm, 3nm and below).
  • Experience with physical-aware synthesis and hierarchical design methodologies.
  • Familiarity with LEC, CDC, lint, power analysis, and low-power verification flows.
  • Proven track record of successful SoC or IP tapeouts.

Experience

  • Senior Engineer: 3-5 years of relevant experience.
  • Lead Engineer: 5-8 years of relevant experience.
  • Staff Engineer: 8-12 years of relevant experience.
  • Sr Staff Engineer: 12-18 years of relevant experience.
  • Principal Engineer: 18+ years of relevant experience.

Applicants : Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers .

Earn certifications in these skills

Who can apply

Only those candidates can apply who:

1. have minimum 4 years of experience

Salary

Probation:

Duration:

Salary during probation:

After probation:

Annual CTC: Competitive salary

Number of openings

1

Editor’s note

Information above is Internshala's interpretation and paraphrasing of what we found on the shared link.

Additional Questions

Sign up to continue

Candidate sign up

Sign up/ Login with Google

Sign up with Email

OR

By continuing as a candidate, you agree to our T&C .

Already registered? Login

Sign up to continue

Candidate sign up

Sign up/ Login with Google

Sign up with Email

OR

By continuing as a candidate, you agree to our T&C .

Already registered? Login

Similar vacancies

More like this role

  • Remote
  • Full-time
... on-chip Process, Voltage, Temperature, glitch, and Droop monitors for silicon biometrics and reliability. - Executing digital backend activities, including synthesis, pre-layout STA, SDC constraints development, floor planning, bump placement, power planning, MV design techniques, VCLP, UPF understanding, placement, CTS, ...

Bangalore, भारत

  • Remote
  • Hybrid
... timing goals. Collaborate directly with Physical Design (PD) teams to refine area constraints, floorplanning, and multi-voltage domain structures. - PD Recipe Engineering: Develop, fine-tune, and build advanced Physical Design recipes (covering synthesis, placement, clock tree synthesis, and routing) specifically tailored ...

India, भारत

... Lead engineering execution and delivery of complex SoC designs, ensuring alignment with project milestones, quality objectives and tapeout schedules. - Drive design quality and implementation readiness, including CDC/RDC, synthesis, timing closure and physical implementation considerations. - Collaborate with architecture, ...

Bangalore, भारत

... and maintain automation scripts and methodologies for front-end design tools, including Lint, CDC, RDC, synthesis, STA, and power analysis.- Collaborate with Design, DV, Emulation, and Physical Design teams to ensure smooth design handoffs and resolve implementation issues.- Support regression checks and ensure design quality, ...

Hyderabad, भारत

Supernova Consultant Pvt Ltd

Technical Implementation Lead - AI/ML

  • Full-time
... Azure OpenAI, Microsoft Agent Framework, Anthropic Claude or https://jobeax.com/link/gWbuOregkTNIOM8E : - 6 - 10 years in professional services, technical implementation, solution engineering, technical consulting or enterprise software delivery.- Client delivery : experience implementing enterprise products for external ...

Chandigarh, भारत

OZI TECHNOLOGIES PRIVATE LIMITED

OZi - Software Engineer - AI Implementation

  • IT
  • Product Management
... Product : Charishma Motwani - ICAI | ex-BCG, Product Lead at Cars24, Co-founder in consumer tech- Head of Tech : Prateek Suraj - BIT Mesra | ex-Amazon, Citi, Zunpulse (CTO)Role Summary : We are looking for a Software Engineer with strong knowledge of AI implementation who can build, integrate, and deploy AI-powered solutions ...

Gurgaon, भारत

SIGNOFF SEMICONDUCTORS PRIVATE LIMITED

SignOff Semiconductors - Senior Physical Design Manager

  • Full-time
... DFX and Physical Design Flows.- Excellent oral, written and presentation skills.- Extensive experience in handling different PNR tools - Synopsys ICC2, ICC, Design Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk.- Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, ...

Bangalore, भारत

ALTEN CALSOFT LABS (INDIA) PRIVATE LIMITED

ACL Digital - Physical Design Engineer

Role : Physical Design EngineerACL Digital is looking for a Physical Design Engineer to lead end-to-end RTL-to-GDSII execution for high-performance FinFET ASICs across 16nm - 5nm and dual-patterning technology nodes. The role focuses on physical implementation, timing and power optimization, physical verification, and automated ...

Bangalore, भारत

  • Remote
  • Hybrid
... deliver better products in the increasingly complex world of chip, board, and system design. Aprisa offers complete functionality for top-level hierarchical design and block-level implementation for complex digital IC designs. The detail-route-centric architecture and hierarchical database enable fast design closure and ...

Bangalore, भारत

  • Remote
  • Hybrid
... deliver better products in the increasingly complex world of chip, board, and system design. Aprisa offers complete functionality for top-level hierarchical design and block-level implementation for complex digital IC designs. The detail-route-centric architecture and hierarchical database enable fast design closure and ...

Bangalore, भारत