FPGA Design Engineer - Vivado Expert in Bombay, India - Jobeax
Vacancy description
FPGA Design Engineer - Vivado Expert in Bombay, भारत
Mercor
RemoteWork from anywhere
ContractFixed-term or freelance
$45 USD - $55 USD / hour
Bombay, भारत
About the job
Mercor connects elite creative and technical talent with leading AI research labs. Headquartered in San Francisco, our investors include Benchmark , General Catalyst , Peter Thiel , Adam D'Angelo , Larry Summers , and Jack Dorsey .
Position: Application Users - Vivado on Windows - STEM
Type: Contract
Compensation: $45–$55/hour
Location: Remote
Role Responsibilities
Evaluate the functionality of Vivado on Windows for FPGA and Digital Hardware Design .
Develop and verify FPGA and RTL designs using Vivado .
Capture and analyze screenshots with more than 2.5 megapixels using either a high-resolution monitor or a dual-monitor setup.
Work independently to ensure timely completion of tasks without the provision of software licenses or hardware.
Collaborate asynchronously with teams to improve design and verification processes.
Qualifications
Must-Have
Experience with Vivado on Windows .
Ability to capture screenshots with more than 2.5 megapixels.
Access to a PC running Windows with Vivado installed.
Application Process (Takes 20–30 mins to complete)
Upload resume
AI interview based on your resume
Submit form
Resources & Support
For details about the interview process and platform information, please check:
... Application Users - Vivado on Windows - STEM Type: Contract Compensation: $45–$55/hour Location: Remote Role Responsibilities - Evaluate the functionality of Vivado on Windows for FPGA and Digital Hardware Design . - Develop and verify FPGA and RTL designs using Vivado . - Capture and analyze screenshots with more than 2.5 ...
Role : FPGA Design Engineer - Wireless CommunicationWe are looking for an FPGA Design Engineer with 2+ years of experience in wireless communication to develop and integrate high-speed FPGA-based communication https://jobeax.com/link/LNO4qyefA3UlJa2l Responsibilities:- Design and develop FPGA/RTL-based wireless communication ...
Bachelor’s or master’s degree in electrical engineering, Electronics Engineering, or related field. 4+ years of experience in FPGA design and development role. Strong proficiency in VHDL, Verilog, and/or SystemVerilog. Hands-on experience with FPGA platforms such as Xilinx, Intel (Altera), Lattice, or Microsemi. Proficiency ...
... experience in RTL design, development and verification, with a proven track record in leading design teams. - In-depth expertise in digital design principles, RTL design, and FPGA development flows. - Advanced proficiency in HDLs, particularly SystemVerilog/Verilog for RTL Design. - Strong experience in designing IPs using AXI4, ...
... and next steps. Our partner is looking for an FPGA Engineer - Chip Design based in India. The FPGA Engineer - Chip Design will combine advanced semiconductor engineering expertise with the development of technical evaluations for AI systems. In this role, you will design realistic chip-design challenges, develop reference ...
... hands-on FPGA Engineer to design and develop FPGA solutions for next-generation CXL and PCIe Gen6/Gen7 protocol test products. The engineer will work closely with FPGA architects, hardware, software, validation, and system teams to implement, integrate, debug, and validate FPGA functionality. Responsibilities - Design and implement ...
Role : Bridge Design Expert Responsibilities - Act as Domain Expert specializing in bridge design review (concrete/PSC/steel). - Scrutinize bridge designs, drawings and calculations for structural adequacy and constructability. - Support proof-checking and advises on design-related issues during construction. - Ensure compliance ...
... tomorrow. You Are You have spent the last few years deep in FPGA design and implementation, and you have learned that the real work begins when a customer's design does not compile the way they expected or when partitioning across multiple FPGAs creates timing issues no one saw coming. You are the engineer who stays on ...
... Python. Good to have : - Debug problems using Chip-Scope or equivalent . - FPGA undestanding - Undestanidng of C/C++ code - Experience with Xilinx and or Altera design environments. Qualifications/Competencies - BS in Electronics or Computer Engineering. - 8-14 years of relevant experience. - Complex logic design is a preference ...
Senior RTL Design Engineer / LeadAbout the Role : We are seeking an experienced Senior RTL Design Engineer / Lead to drive RTL development and integration for complex ASIC/SoC projects. The role requires strong hands-on expertise in RTL architecture, ARM-based SoCs, AMBA protocols, synthesis, timing analysis, and design ...