ASIC Engineer Intern, Implementation in Bangalore, भारत
ContractFixed-term or freelance
Bangalore, भारत
Meta is hiring for the role of ASIC Engineer Intern, Implementation!
Responsibilities of the Intern:
Participate in Design Implementation, Physical Design, and Design Power reviews and provide feedback.
Contribute to optimizing RTL for some of the IPs to achieve best PPA (Power, Performance, Area), and support implementation and physical design of the same.
Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area).
Support and develop EDA Infrastructure, and help improve designer productivity.
Support Simulation accelerators and post-Silicon validation.
Requirements
Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
Knowledge of Verilog, VHDL, or HLS
Knowledge of Computer Architecture and Logic Design fundamentals
Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
Intent to return to degree-program after the completion of the internship
Meta is hiring for the role of ASIC Engineer Intern, Design Verification! Responsibilities of the Intern: - Develop tests, checkers and coverage to help verify designs. - Develop understanding of the architecture and microarchitecture of designs. - SystemVerilog/UVM/C code to generate test content. - Develop scripts to ...
... perspectives and identifying gaps in existing flows. What You'll Need - Bachelors or Master’s degree in Electronics, Electrical, Instrumentation, or a related engineering discipline - 0 to 2 years of experience in digital design, verification, or related semiconductor work (internships, projects, and coursework count). - Strong ...
Job Title : Senior Physical Design Engineer / LeadExperience : 9-14 YearsLocation : Bangalore / Kochi / Chennai / PuneEmployment Type : Full-timeAbout the Role : Neurealm is seeking an experienced Senior Physical Design Engineer / Lead to drive physical implementation activities for complex ASIC/SoC https://jobeax.com/link/Ed3TrripOdfvyAWA ...
Job Title : Senior Physical Design Engineer / LeadExperience : 9-14 YearsLocation : Bangalore / Kochi / Chennai / PuneEmployment Type : Full-timeAbout the Role : Neurealm is seeking an experienced Senior Physical Design Engineer / Lead to drive physical implementation activities for complex ASIC/SoC https://jobeax.com/link/Ed3TrripOdfvyAWA ...
Role : Principal / Lead Physical Design EngineerNeurealm is looking for a highly experienced Principal / Lead Physical Design Engineer to provide technical leadership across complex ASIC/SoC physical implementation https://jobeax.com/link/UDDBmMi9Ox2qFdi5 role involves ownership of physical design architecture and methodology, ...
Role : Principal / Lead Physical Design EngineerNeurealm is looking for a highly experienced Principal / Lead Physical Design Engineer to provide technical leadership across complex ASIC/SoC physical implementation https://jobeax.com/link/UDDBmMi9Ox2qFdi5 role involves ownership of physical design architecture and methodology, ...
Job Description : Job Title : DFT EngineerExperience : 3 - 8 YearsLocation : Bangalore / HyderabadAbout the Role : We are seeking skilled Design for Testability (DFT) Engineers to join our ASIC/SoC design team. The ideal candidate will have hands-on experience in DFT implementation, ATPG pattern generation, and test architecture ...
Job Description : Job Title : DFT EngineerExperience : 3 - 8 YearsLocation : Bangalore / HyderabadAbout the Role : We are seeking skilled Design for Testability (DFT) Engineers to join our ASIC/SoC design team. The ideal candidate will have hands-on experience in DFT implementation, ATPG pattern generation, and test architecture ...
... bringing fresh perspectives and identifying gaps in existing flows. What You'll Need - Master’s degree in Electronics, Electrical, Instrumentation, or a related engineering discipline. (2026 Fresh Masters Grad Expected). - 0 to 2 years of experience in digital design, verification, or related semiconductor work (internships, ...
Role : Principal / Lead RTL Design EngineerAbout the Role : We are looking for a highly experienced Principal / Lead RTL Design Engineer to provide technical leadership for complex ARM-based ASIC/SoC development programs. The role involves driving RTL architecture and implementation, owning critical subsystems, defining ...