ASIC Engineer Intern, Implementation in Bangalore, भारत
ContractFixed-term or freelance
Bangalore, भारत
Meta is hiring for the role of ASIC Engineer Intern, Implementation!
Responsibilities of the Intern:
Participate in Design Implementation, Physical Design, and Design Power reviews and provide feedback.
Contribute to optimizing RTL for some of the IPs to achieve best PPA (Power, Performance, Area), and support implementation and physical design of the same.
Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area).
Support and develop EDA Infrastructure, and help improve designer productivity.
Support Simulation accelerators and post-Silicon validation.
Requirements
Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
Knowledge of Verilog, VHDL, or HLS
Knowledge of Computer Architecture and Logic Design fundamentals
Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
Intent to return to degree-program after the completion of the internship
Meta is hiring for the role of ASIC Engineer Intern, Design Verification! Responsibilities of the Intern: - Develop tests, checkers and coverage to help verify designs. - Develop understanding of the architecture and microarchitecture of designs. - SystemVerilog/UVM/C code to generate test content. - Develop scripts to ...
... [email protected]](mailto:hrsupport [email protected]) Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards. Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration ...
... the commercial engine to get that message in front of the people who need to hear it. Job Description We are seeking a proactive and technically minded Implementation Engineer to manage the onboarding of new clients and support business-as-usual (BAU) clients by ensuring ongoing data quality and handling Tier 1 technical ...
... storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. ASIC IP STA Engineer (6-10 Years) | DDR PHY / ONFI PHY / IO Expander Location: Bengaluru, India Experience: 6-10 Years Enducational Qualification : BE/B-Tech/M-Tech ...
... ensuring verification completeness and clear handoff to validation teams What You'll Need - Bachelor's with 5+ years or Master's with 3+ years in Electronics Engineering, Computer Engineering, or equivalent technical discipline - Hands-on ASIC verification experience with ownership of IP or subsystem-level blocks - Deep expertise ...
Job Description : Job Title : DFT EngineerExperience : 3 - 8 YearsLocation : Bangalore / HyderabadAbout the Role : We are seeking skilled Design for Testability (DFT) Engineers to join our ASIC/SoC design team. The ideal candidate will have hands-on experience in DFT implementation, ATPG pattern generation, and test architecture ...
Job Description : Job Title : DFT EngineerExperience : 3 - 8 YearsLocation : Bangalore / HyderabadAbout the Role : We are seeking skilled Design for Testability (DFT) Engineers to join our ASIC/SoC design team. The ideal candidate will have hands-on experience in DFT implementation, ATPG pattern generation, and test architecture ...
... bringing fresh perspectives and identifying gaps in existing flows. What You'll Need - Master’s degree in Electronics, Electrical, Instrumentation, or a related engineering discipline. (2026 Fresh Masters Grad Expected). - 0 to 2 years of experience in digital design, verification, or related semiconductor work (internships, ...
Job Summary :- We are looking for a highly skilled and motivated DFT Engineer with strong experience in scan insertion, ATPG, MBIST, GLS, and DFT verification flows.- The candidate will be responsible for defining and implementing robust DFT architectures and ensuring high test coverage for complex SoC/ASIC designs.- The ...
... Responsibilities Tests the Xilinx Vivado FPGA implementation flow itself placer, routing, static timing analysis and analyses quality of results. EDA tool QA for an FPGA engineer, not ASIC verification. Skills Must have Xilinx Vivado, specifically the implementation flow FPGA design flow static timing analysis and design constraints ...