EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.
About the Role
EnCharge AI is seeking a highly skilled and experienced AI Compiler Engineer to spearhead the efforts in developing and optimizing graph compilers tailored to cutting-edge AI and ML workloads. You will collaborate with hardware architects, and AI researchers to enhance performance, optimize computation graphs, and enable efficient model deployment on EnCharge’s Inference Accelerators.
Responsibilities
Architect, design, and implement optimizations for AI model execution on graph compilers to improve performance, reduce latency, and maximize hardware utilization.
Work closely with ML researchers, hardware engineers, and software developers to design and deploy AI models, understanding and addressing hardware-specific challenges.
Work on performance optimizations for neural network models, such as layer fusion, operator fusion, and graph-level transformations.
Develop compiler optimizations and passes that convert high-level AI models (e.g., from TensorFlow, PyTorch) into intermediate representations (IR).
Implement parsing, semantic analysis, and IR generation for deep learning frameworks.
Research and integrate the latest advancements in compiler design, ML model optimizations, and hardware acceleration into graph compilers.
Provide leadership, mentorship, and technical guidance to a team of engineers focused on graph compiler optimizations.
Qualifications
Bachelor’s or Master’s degree in Computer Science, Electrical Engineering, or related field (Ph.D. preferred).
3+ years in compiler development, with a strong focus on AI or ML graph compilers.
Proficiency in AI graph compiler frameworks (e.g., MLIR, Torch-FX)
Solid background in hardware architectures (e.g., GPUs, TPUs, ASICs) and optimization techniques such as fusion, quantization, and tiling.
Familiarity with neural networks operators and code generation.
Strong understanding of intermediate representations, code parsing, and semantic analysis in compiler design.
Proficiency in C++, Python, or other programming languages commonly used in compiler development.
Open-source contributions to AI software frameworks and libraries is a plus
Demonstrated experience leading and mentoring engineering teams with successful project delivery.
EnchargeAI is an equal employment opportunity employer in the United States.
Position: Compiler EngineerWe are a Global Semiconductor company building teams to design cutting edge AI https://jobeax.com/link/DBtvm6b0ATRwbSWs the role:We are seeking a Compiler Engineer to develop and optimize compilers for custom silicon products. In this role, you will design workload-specific compiler transformations ...
Position: Compiler EngineerWe are a Global Semiconductor company building teams to design cutting edge AI https://jobeax.com/link/DBtvm6b0ATRwbSWs the role:We are seeking a Compiler Engineer to develop and optimize compilers for custom silicon products. In this role, you will design workload-specific compiler transformations ...
... performance that standard JVMs do not https://jobeax.com/link/duDG54gMKVCWmgvl is built on https://jobeax.com/link/140lVNzgcEq2ebRY are looking for a Staff Compiler Performance Engineer to set the technical direction for Falcon https://jobeax.com/link/0oLKdmhB6PKZmprm is not a compiler front end role and not a compiler ...
... - Design challenging tasks across kernels profiling debugging and inference serving. Write accurate well-structured solutions to expose where frontier models fail on accelerator code. - Guide research and engineering teams to close knowledge gaps and improve AI model performance on ML systems compilers and training infrastructure ...
Description : Position : Sr Engineer AI Inference & Kernel OptimizationLocation : Bangalore, India (On-site / Hybrid)Compensation : ?7090 LPA (Base) + ESOPs + Performance Variable(Compensation aligned with experience and technical depth)About the Role : We are building next-generation AI inference processors optimized for ...
... embedded engineering tasks.- Identify the highest-value data gaps in our training corpus and design generation pipelines to fill them.Domain-specific model training and adaptation : - Own continued pre-training and instruction-tuning runs across our company's domain-specific model families.- Design and evaluate training ...
... verification tools. In this hands-on engineering role, you will contribute to the design and implementation of AI/ML pipelines and Agentic AI systems, bridge modern GenAI architectures with robust software engineering, and integrate intelligent capabilities directly into engineering workflows. Collaborating closely with domain experts, ...
... asks. You are the engineer who gets called when a layout flow breaks at 3nm or when a compiler needs to scale and no one is sure how to get StarRC and Custom Compiler to play nicely together. You do not just script solutions, you architect them with an eye toward maintainability, reuse, and the next three nodes. You have ...
... escalations - Contribute to the quality and competitiveness of Synopsys memory compiler offerings used in high-volume production across automotive, mobile, and AI markets - Influence layout methodology and best practices that shape how the team approaches next-generation process nodes - Mentor junior layout engineers and ...
... escalations - Contribute to the quality and competitiveness of Synopsys memory compiler offerings used in high-volume production across automotive, mobile, and AI markets - Influence layout methodology and best practices that shape how the team approaches next-generation process nodes - Mentor junior layout engineers and ...